View LSISAS1068_256841.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

LSISAS1068 8-Port, 3 Gbit/s Serial Attached SCSI Controller
Datasheet
Version 2.0
The LSISAS1068 is an eight, port 3.0 Gbit/s SAS/SATA controller that is compliant with the Fusion-MPTTM architecture, provides a PCI-X interface, and supports Integrated RAID. Each of the eight phys on the LSISAS1068 is capable of 3.0 Gbit/s and 1.5 Gbit/s link rates. The user can configure ports as wide or narrow. Narrow ports have one phy per port. Wide ports have between two and four phys per port. Each port supports the SSP, SMP, STP, and SATA protocols.
www..com
The SAS interface uses the proven SCSI command set to ensure reliable data transfers, while providing the connectivity and flexibility of point-topoint serial data transfers. The SAS interface provides improved performance, simplified cabling, smaller connectors, lower pin count, and lower power requirements when compared to parallel SCSI. SAS controllers leverage an electrical and physical connection interface that is compatible with Serial ATA technology. The LSISAS1068 supports the ANSI Serial Attached SCSI standard. Figure 1 and Figure 2 provide examples of LSISAS1068 applications. Figure 1 LSISAS1068 Direct-Connect Example
PCI/PCI-X Interface 32-bit Memory Address/Data Bus LSISAS1068 64-Bit, 133 MHz PCI-X Controller Flash ROM/ PSBRAM/ NVSRAM
I 2C
SAS/SATA Drives
SAS/SATA Drives
DB08-000240-04
Version 2.0
December 2004
Copyright (c) 2004 by LSI Logic Corporation. All rights reserved.
1 of 32
Figure 2
LSISAS1068 Controller and LSISASx12 Expander Example
PCI/PCI-X Interface 32-bit Memory Address/Data Bus LSISAS1068
Flash ROM/ PSBRAM/ NVSRAM I2C
LSISASx12 www..com
SAS/SATA Drives
LSISASx12
SAS/SATA Drives
SAS/SATA Drives
SAS/SATA Drives
SAS/SATA Drives
The LSISAS1068 supports a 133 MHz, 64-bit PCI-X bus. With the exception that the PCI interface is not tolerant of 5V PCI, the interface is backward compatible with all revisions of the PCI/PCI-X bus. The LSISAS1068 supports PCI-X split completion cycles and 32-bit or 64-bit data bursts with variable burst length. The LSISAS1068 supports the PCI-X Addendum to the Peripheral Components Interface Specification, Revision 2.0, and the Peripheral Components Interface Specification, Revision 3.0. The LSISAS1068 supports the Integrated RAID hardware solution, which is a highly integrated, low cost RAID solution. It is designed for systems requiring redundancy and high availability, but not needing a full-featured RAID implementation. Integrated RAID includes Integrated MirroringTM (IM) and Integrated StripingTM (IS) technology. IM provides physical mirroring up to eight physical drives, and can perform mirroring of the boot volume through the LSISAS1068 firmware. IM requires an NVSRAM to support write journaling. IS enables data striping across up to eight physical drives. Integrated RAID is OS independent, easy to install and configure, and does not require a special driver. A single firmware build
2 of 32
DB08-000240-04
LSISAS1068 8-Port, 3 Gbit/s Serial Attached SCSI Controller
December 2004 - Version 2.0 Copyright (c) 2004 by LSI Logic Corporation. All rights reserved.
supports all Integrated RAID capabilities. The LSISAS1068 also provides Zero Channel RAID (ZCR) support. The LSISAS1068 uses the Fusion-MPT (Message Passing Technology) architecture, which features a performance based message passing protocol that offloads the host CPU by completely managing all I/Os and minimizes system bus overhead by coalescing interrupts. The Fusion-MPT architecture requires only thin, easy to develop device drivers that are independent of the I/O bus. LSI Logic provides these device drivers. To meet its flexibility and data transfer requirements, the LSISAS1068 uses an ARM966 processor that operates at 225 MHz. LSI Logic manufactures the LSISAS1068 controller using GflxTM technology.
www..com
Features
This section lists the features of the LSISAS1068.
SAS Features
This section describes the SAS features.
* * * * * *
Each phy supports 3.0 Gbit/s and 1.5 Gbit/s SAS data transfers Provides a serial, point-to-point, enterprise-level storage interface Supports wide transfers consisting of 2 to 4 phys Supports narrow ports consisting of a single phy Transfers data using SCSI information units Compatible with SATA target devices
STP/SATA Features
This section describes the STP and SATA features.
* * *
Supports 3.0 Gbit/s and 1.5 Gbit/s SATA data transfers Supports STP data transfers of 3.0 Gbits/s and 1.5 Gbits/s Allows addressing of multiple SATA targets through an expander
LSISAS1068 8-Port, 3 Gbit/s Serial Attached SCSI Controller
DB08-000240-04 December 2004 - Version 2.0 Copyright (c) 2004 by LSI Logic Corporation. All rights reserved.
3 of 32
*
Allows multiple initiators to address a single target (in a fail-over configuration) through an expander
PCI Performance
The LSISAS1068 supports these PCI features:
*
133 MHz, 64-bit PCI/PCI-X interface that: - - - - Operates up to 133 MHz PCI-X Operates at 33 MHz or 66 MHz PCI Supports 32-bit or 64-bit data transfers Supports 32-bit or 64-bit addressing through Dual Address Cycles (DAC) Provides a theoretical 1066 Mbytes/s PCI bandwidth Complies with the PCI Local Bus Specification, Revision 3.0 Complies with the PCI-X Addendum to the PCI Local Bus Specification, Revision 2.0 Complies with the PCI Power Management Interface Specification, Revision 1.2 Complies with the PC2001 Specification
www..com
- - - - -
* * * * * * * * *
Provides unequalled performance through the Fusion-MPT architecture Provides high throughput and low CPU utilization to offload the host processor Uses a dedicated ARM966 processor Presents a single electrical load to the PCI Bus Reduces Interrupt Service Routine (ISR) overhead with interrupt coalescing Supports 32-bit or 64-bit data bursts with variable burst lengths Supports the PCI Cache Line Size register Supports the PCI Memory Write and Invalidate, Memory Read Line, and Memory Read Multiple commands Supports the PCI-X Memory Read Dword, Split Completion, Memory Read Block, Memory Write Block commands
4 of 32
DB08-000240-04
LSISAS1068 8-Port, 3 Gbit/s Serial Attached SCSI Controller
December 2004 - Version 2.0 Copyright (c) 2004 by LSI Logic Corporation. All rights reserved.
*
Supports a maximum of 16 outstanding PCI-X Split Transactions
Integration
These features make the LSISAS1068 easy to integrate:
* * *
Supports backwards compatibility with previous revisions of the PCI specification Provides a full 32-bit or 64-bit PCI-X DMA bus master Reduces time to market with the Fusion-MPT architecture - - - - Single driver binary for SAS/SATA, SCSI, and Fibre Channel products One firmware build supports all Integrated RAID capabilities Thin, easy to develop drivers Reduced integration and certification effort
www..com
Usability
This section describes the usability features.
* * *
Simplifies cabling with point-to-point, serial architecture Provides drive spin-up sequencing control Provides up to two LED signals for each phy to indicate drive activity and faults
Flexibility
These features increase the flexibility of the LSISAS1068:
*
Supports an 8-bit Flash ROM interface, an 8-bit nonvolatile RAM (NVSRAM) interface, and a 32-bit pipelined synchronous burst SRAM (PSBRAM) interface Offers a flexible programming interface to tune I/O performance Allows mixed connections to SAS or SATA targets Leverages compatible connectors for SAS and Serial ATA connections Allows grouping of any phys within a quad port to form a wide port
* * * *
LSISAS1068 8-Port, 3 Gbit/s Serial Attached SCSI Controller
DB08-000240-04 December 2004 - Version 2.0 Copyright (c) 2004 by LSI Logic Corporation. All rights reserved.
5 of 32
* * *
Supports Integrated RAID, which provides for Integrated Mirroring and/or Integrated Striping technology Provides 17 LED signals (16 of these configurable as GPIOs) Provides four independent GPIO signals
Reliability
These features enhance the reliability of the LSISAS1068:
* * *
www..com
Uses proven GigaBlaze(R) transceivers Provides ESD protection Provides latch-up protection Has a high proportion of power and ground pins Integrated Mirroring technology provides physical mirroring of the boot volume Supports Zero Channel RAID
* * *
Testability
These features enhance the testability of the LSISAS1068:
* *
Offers JTAG boundary scan Offers ARM(R) Multi-ICE technology for debugging the ARM9 processor
Block Diagram Description
Figure 3 provides the block diagram for the LSISAS1068 controller. The following subsections discuss the block diagram. There is a single Host Interface module and 2 Quad Port modules. Each Quad Port module provides four phys.
6 of 32
DB08-000240-04
LSISAS1068 8-Port, 3 Gbit/s Serial Attached SCSI Controller
December 2004 - Version 2.0 Copyright (c) 2004 by LSI Logic Corporation. All rights reserved.
Figure 3
LSISAS1068 Block Diagram
Primary AHB Bus
Quad Port 0 Module
AHB Bridge Queue Management SATA Engine
S. EEPROM
Host Interface Module
PCI-X 133 MHz PCI/PCI-X Interface PCI TimerConfig
AHB Interface SECONDARY
DMA Arbiter
AHB Interface CONTEXT
Transport Module
Quad Port DMA Arbiter
www..com
System Interface
Port Layer Connection Management and Switch Quad Port Context AHB Bus
ICE I/F
IOP (ARM966)
AHB Arbiter
SAS Link SAS Phy
SAS Link SAS Phy
SAS Link SAS Phy
SAS Link SAS Phy
IRQ Controller GPIO/LED TimerConfig SIO A SIO A SIO B SIO B UART UART XMEM Bus External Memory Context RAM
Quad Port 1 Module
AHB Bridge Queue Management SATA Engine
AHB Interface SECONDARY
AHB Interface CONTEXT Transport Module Quad Port DMA Arbiter
I2C I2C
Port Layer Connection Management and Switch
SAS Link SAS Phy
SAS Link SAS Phy
SAS Link SAS Phy
SAS Link SAS Phy
LSISAS1068 8-Port, 3 Gbit/s Serial Attached SCSI Controller
DB08-000240-04 December 2004 - Version 2.0 Copyright (c) 2004 by LSI Logic Corporation. All rights reserved.
7 of 32
Host Interface Module
The LSISAS1068 interfaces with the host through the host interface module. The host interface module contains the PCI/PCI-X interface, system interface, PCI timer and configuration, DMA arbiter, IOP, I2C, SIO A, SIO B, UART, and external memory blocks. PCI/PCI-X Interface The LSISAS1068 provides a PCI-X interface that supports up to a 64-bit, 133 MHz PCI-X bus. With the exception that the PCI interface is not tolerant of 5V PCI, the interface is backward compatible with all revisions of the PCI/PCI-X bus.
www..comInterface System
In combination with the IOP, the system interface supports the Fusion-MPT architecture. The system interface efficiently passes messages between the LSISAS1068 and the host interface using a highperformance, packetized mailbox architecture. The LSISAS1068 system interface coalesces PCI interrupts to minimize traffic on the PCI bus and maximize system performance. IOP The LSISAS1068 I/O processor controls the system interface and manages the host side of the Fusion-MPT architecture without host processor intervention, which frees the host processor for other tasks. Timer and Configuration This block supports the LSISAS1068 LED and GPIO interfaces. The GPIO interface contains four independent GPIO signals. This block also supports internal timing adjustments and power-on sense configuration options. DMA Arbiter The LSISAS1068 provides the ability to transfer system memory blocks to and from local memory through the descriptor-based DMA arbiter and router. The DMA channel includes PCI bus master interface logic, a system DMA FIFO, and the internal bus interface logic.
8 of 32
DB08-000240-04
LSISAS1068 8-Port, 3 Gbit/s Serial Attached SCSI Controller
December 2004 - Version 2.0 Copyright (c) 2004 by LSI Logic Corporation. All rights reserved.
PCI Timer and Configuration This PCI Timer and Configuration module supports the PCI configuration register space, an industry-standard, 2-wire serial EEPROM interface, and a power-on reset (POR). A serial EEPROM is not required for typical system configurations. SIO A and SIO B The LSISAS1068 provides two serialized general purpose I/O (SGPIO) interfaces that are compliant with the SFF-8485 specification. The Serial I/O (SIO) modules provide control of the LEDs that are located in the respective Quad Port modules. SIO A controls of the LEDs in Quad Port Module 0. SIO B controls the LEDs in Quad Port Module 1.
www..com
External Memory The external memory controller block provides an interface for Flash ROM, NVSRAM, and PSBRAM devices. The external memory bus provides a 32-bit memory bus, parity checking, and chip select signals for PSBRAM, NVSRAM, and Flash ROM. The Flash ROM and NVSRAM are capable of 8-bit accesses, while the PSBRAM is capable of 32-bit accesses. Typical system configurations require a Flash ROM to store firmware, configuration information, and persistent data information. I2C The LSISAS1068 contains an I2C port that communicates with peripherals, such as an enclosure management processor. The I2C port is also referred to as an Industry-Standard 2-Wire Interface (ISTWI). The I2C block operates as either a master or a slave on the bus and sustains data rates up to 400 kbits/s. The I2C block accomplishes byte-wise bidirectional data transfers by using either an interrupt or a polling handshake at the completion of each byte. The style and operation of this interface closely follows the defacto standard for a two-wire serial interface chip. The I2C block controls all bus timing and performs busspecific sequences. UART The UART provides test and debug access to the LSISAS1068.
LSISAS1068 8-Port, 3 Gbit/s Serial Attached SCSI Controller
DB08-000240-04 December 2004 - Version 2.0 Copyright (c) 2004 by LSI Logic Corporation. All rights reserved.
9 of 32
Quad Port Modules 0 and 1
The Quad Port modules in the LSISAS1068 implement the SSP, SMP, and STP/SATA protocols, and manage the SAS/SATA phys. There are two Quad Port modules in the LSISASx1068. Each Quad Port module supports four phys. The following subsections describe the Quad Port modules. Transport Module The transport modules transmit frames to and from the port layer and implement the STP, SSP, and SMP protocols. Each Quad Port module has four instances of the transport module, one for each SAS/SATA phy on the LSISAS1068. The transport modules also manage DMA transfers.
www..com
Queue Manager The queue manager is responsible for managing various queue structures that support the SSP, SMP, and SATA/STP protocols. The queue structures are the primary means for the IOP to initiate I/Os to the hardware, and for the hardware to notify the IOP of I/O status. SATA Engine The SATA engine provides information to the transport modules to enable handling of SATA commands. The SATA engine tracks queued commands per device and provides these tags to the SATA transport layer blocks. Port Layer Connection Manager and Switch The port layer connection monitor and switch manages transmission requests from the transport modules and originates connection requests to the SAS links. It is also responsible for handling SAS wide port configurations. SAS Link The SAS link layer manages SAS connections between initiator and target ports, data clocking, and CRC checking on transmitted data. The SAS link is also responsible for starting a link reset sequence.
10 of 32
DB08-000240-04
LSISAS1068 8-Port, 3 Gbit/s Serial Attached SCSI Controller
December 2004 - Version 2.0 Copyright (c) 2004 by LSI Logic Corporation. All rights reserved.
SAS Phy The SAS phys interface to the physical layer, perform serial-to-parallel conversion of received data and parallel-to-serial conversion of transmit data, manage phy reset sequences, and perform 8b/10b encoding. Quad Port Arbiter The quad port arbiter interfaces with the host interface DMA arbiter and determines bus priority between the ports for DMA transfers.
Context RAM
www..com
The context RAM is a memory that is shared between the host interface module and the quad port module. The context RAM holds a portion of the firmware.
Signal Description
The following subsections provide the signal descriptions for the LSISAS1068. A `/' following the signal indicates an active LOW signal.
PCI Signals
This section describes the PCI signals. Refer to the PCI specification for signal descriptions. PCI System Signals This section describes the PCI system signals. CLK RST/ PCI Address and Data Signals This section describes the PCI address and data signals. AD[63:0] C_BE[7:0]/ 64-Bit Address/Data Bus Command/Byte Enable Input/Output Input/Output PCI Clock Reset Input Input
LSISAS1068 8-Port, 3 Gbit/s Serial Attached SCSI Controller
DB08-000240-04 December 2004 - Version 2.0 Copyright (c) 2004 by LSI Logic Corporation. All rights reserved.
11 of 32
PAR PAR64 PCI Interface Control Signals
Parity 64-Bit Parity
Input/Output Input/Output
This section describes the PCI interface control signals. GNT/ REQ/ REQ64/ ACK64/
www..com
Grant Request Request 64-Bit Acknowledge 64-Bit ID Select Frame Initiator Ready Target Ready Device Select Stop Parity Error Error PCI Interrupt A
Input Output Input/Output Input/Output Input Input/Output Input/Output Input/Output Input/Output Input/Output Input/Output Input/Output Output
IDSEL FRAME/ IRDY/ TRDY/ DEVSEL/ STOP/ PERR/ SERR/ INTA/
PCI-Related Signals
ALT_INTA/ ALT_GNT/ Alternate PCI Interrupt A The alternate interrupt signal is used for ZCR. Output
Read/Write Chip Select Input This active LOW signal provides a chip select during configuration read and write transactions. Enabling Zero Channel RAID enables this signal.
12 of 32
DB08-000240-04
LSISAS1068 8-Port, 3 Gbit/s Serial Attached SCSI Controller
December 2004 - Version 2.0 Copyright (c) 2004 by LSI Logic Corporation. All rights reserved.
ZCR_EN/
Zero Channel RAID Enable Input This input configures the LSISAS1068 for ZCR operation. When ZCR_EN/ is asserted, the LSISAS1068 uses the ALT_INTA/ and ALT_GNT/ signals. Deasserting this signal configures the LSISAS1068 for standard PCI/PCI-X operation, using the INTA/ and IDSEL/ signals. This input is internally pulled HIGH. Reference Resistance Analog This signal provides the reference resistor node for the PCI-X impedance controller. Reference Resistance Analog This signal provides the reference resistor node for PCI-X impedance controller.
BZR_SET
BZVDD
www..com
Compact PCI Signals
This section describes the CompactPCI signals. CPCI_EN/ CompactPCI Enable Input Enabling this active LOW signal configures the LSISAS1068 for the CompactPCI protocol. This signal is internally pulled HIGH. CompactPCI Switch Input This active HIGH signal indicates to the LSISAS1068 device that a change in the system configuration is imminent. This signal is internally pulled LOW. CPCI_ENUM/ CompactPCI Input/Output This signal informs the system that a board either was freshly inserted or is about to be extracted. This signal remains asserted until the system driver services the hotswapped board. CPCI64_EN/ CompactPCI 64-Bit Enable Input This pin indicates the width of the PCI bus when CompactPCI is enabled. Designers must provide a pull-up on this pin when the device is enabled for Compact PCI operation. When Compact PCI is not enabled, designers must leave this pin unconnected.
CPCI_SWITCH
LSISAS1068 8-Port, 3 Gbit/s Serial Attached SCSI Controller
DB08-000240-04 December 2004 - Version 2.0 Copyright (c) 2004 by LSI Logic Corporation. All rights reserved.
13 of 32
CPCI_LED/
CompactPCI LED Output This active LOW pin provides the CompactPCI Status LED. This is a 3.3 V output.
SAS Signals
This section describes the SAS interface signals. REFCLK_P, REFCLK_N Input These pins provide the serial differential clock. Connect a 75 MHz oscillator with an accuracy of at least 50 ppm to these pins. To use a single-ended crystal, tie the crystal to REFCLK_P and tie REFCLK_N to a resistor termination. RTRIM
www..com
Resistor Reference Analog This pin provides the analog resistor reference for the GigaBlaze transceivers. Receive Negative Differential Data Input RX[x]- provides the negative differential data receiver for phy[x]. Receive Positive Differential Data Input RX[x]+ provides the positive differential data receiver for phy[x]. Transmit Negative Differential Data Output TX[x]- provides the negative differential data transmit signal for phy[x]. Transmit Positive Differential Data Output TX[x]+ provides the positive differential data transmit signal for each phy[x].
RX[7:0]-
RX[7:0]+
TX[7:0]-
TX[7:0]+
I2C and Serial EEPROM Signals
This section describes the serial EEPROM and I2C signals. SERIAL_CLK Serial Interface Clock Input/Output This pin provides the serial EEPROM clock signal. This pin is internally pulled HIGH. SERIAL_DATA Serial Interface Data Input/Output This pin provides the serial EEPROM data signal. This pin is internally pulled HIGH.
14 of 32
DB08-000240-04
LSISAS1068 8-Port, 3 Gbit/s Serial Attached SCSI Controller
December 2004 - Version 2.0 Copyright (c) 2004 by LSI Logic Corporation. All rights reserved.
ISTWI_CLK ISTWI_DATA
I2C Clock This pin provides the I2C clock signal. I2C Data This pin provides the I2C data signal.
Input/Output Input/Output
Memory Interface Signals
This section describes the memory interface pins. MCLK Memory Clock Output All synchronous RAM control/data signals reference the rising edge of this clock. Address-Strobe-Controller Output Asserting this active LOW signal initiates READ, WRITE, or chip deselect cycles. Advance Output Asserting this active LOW signal increments the burst address counter of the selected synchronous SRAM. Multiplexed Address/Data Input/Output These signals provide the address and data bus to the PSBRAM, Flash ROM, and NVSRAM. These signals also provide Power-On Sense configuration functions to the LSISAS1068. These signals are internally pulled LOW. Provide pull-up resistors for these pins. Memory Parity Input/Output These signals provide parity checking for MAD[31:0]. These signals are internally pulled HIGH. Memory Output Enables Output Asserting these active LOW signals enable the selected PSBRAM, Flash ROM, or NVSRAM device to drive data. MOE[1]/ enables PSBRAM and Flash ROM devices. MOE[0]/ enables NVSRAM devices. MOE[1:0]/ allow interleaved PSBRAM configurations. Memory Write Enables Output The LSISAS1068 uses these active LOW bank write signals for interleaved PSBRAM configurations.
ADSC/
www..com
ADV/
MAD[31:0]
Important: MADP[3:0]
MOE[1:0]/
MWE[1:0]/
LSISAS1068 8-Port, 3 Gbit/s Serial Attached SCSI Controller
DB08-000240-04 December 2004 - Version 2.0 Copyright (c) 2004 by LSI Logic Corporation. All rights reserved.
15 of 32
BWE[3:0]/
Memory Byte Write Enables Output Asserting these active LOW, byte-lane write signals enable partial word writes to the PSBRAM. BWE[3]/ and BWE[2]/ enable partial word writes to the Flash ROM and the NVSRAM if FLASH_CS/ or NVSRAM_CS/ are asserted.
NVSRAM_CS/ NVSRAM Chip Select Output Asserting this active LOW signal selects the NVSRAM device. PSBRAM_CS/ RAM Chip Select Output Asserting this active LOW signal selects the PSBRAMs. Up to four PSBRAMS are possible in an interleaved and depth-expanded configuration.
www..com
FLASH_CS/
Flash Chip Select Output Asserting the active LOW signal selects the Flash ROM. The LSISAS1068 maps Flash ROM address space into system memory space.
SIO Pins
This section describes the SIO A and SIO B pins. SIO_CLK_A SIO_CLK_B SIO_DIN_A SIO Clock This signal provides the clock signal for SIO A. SIO Clock This signal provides the clock signal for SIO B. Output Output
SIO Data In A Input This pin provides the data input signal to the SIO interface for Quad Port 0. SIO Data In B Input This pin provides the data input signal to the SIO interface for Quad Port 1.
SIO_DIN_B
SIO_DOUT_A SIO Data Out A Output This signal provides the data output signal to the SIO bus from Quad Port 0. This signal controls the Quad Port 0 LED drives.
16 of 32
DB08-000240-04
LSISAS1068 8-Port, 3 Gbit/s Serial Attached SCSI Controller
December 2004 - Version 2.0 Copyright (c) 2004 by LSI Logic Corporation. All rights reserved.
SIO_DOUT_B SIO Data Out B Output This signal provides the data output signal to the SIO bus from Quad Port 1. This signal controls the Quad Port 1 LED drives. SIO_END_A SIO End Control Output The SIO module drives this output to end control of the SIO bus on Quad Port 0. SIO End Control Output The SIO module drives this output to end control of the SIO bus on Quad Port 1.
SIO_END_B
Configuration and General Purpose Signals
www..com
This section describes the configuration and general purpose pins. TST_RST/ Test Reset Input Asserting this signal forces the chip into a Power-OnReset (POR) state. This signal has an internal pull-up. ARM Reference Clock Input This pin provides the ARM reference clock. This pin has an internal pull-down. See the reference schematics provided by the LSI Logic SSP Systems Engineering group, for details regarding how to connect REFCLK_B to the REFCLK_P and REFCLK_N network. Mode Select Input This 6-bit bus defines operational and test modes for the chip. These pins have internal pull-downs. Output
REFCLK_B
Note:
MODE[5:0]
FAULT_LED[7:0]/ Fault LED These output signals indicate a SAS link fault. ACTIVE_LED[7:0]/ Activity LED These output signals indicate SAS link activity. GPIO[3:0]
Output
General Purpose I/O Input/Output These pins provide general purpose input/output signals. These pins have internal pull-ups.
LSISAS1068 8-Port, 3 Gbit/s Serial Attached SCSI Controller
DB08-000240-04 December 2004 - Version 2.0 Copyright (c) 2004 by LSI Logic Corporation. All rights reserved.
17 of 32
HB_LED/
Heartbeat LED Output Firmware intermittently asserts this signal to indicate that the IOP is operational.
JTAG and Test Signals
This section describes the test and JTAG signals. FSELA TCK TRST/
www..com
Clock Select LSI Logic factory test only. Pull this signal LOW. JTAG Debug Clock JTAG Debug Reset JTAG Debug Test Data In JTAG Debug Test Data Out JTAG Debug Test Mode Select Multi-ICE Debug Clock Multi-ICE Debug Return Clock Multi-ICE Debug Reset Multi-ICE Debug Test Data In Multi-ICE Debug Test Data Out Multi-ICE Debug Test Mode Select IDDQ Test Mode Enable LSI Logic factory test only. Pull this signal LOW. 3-State Output Enable Control LSI Logic factory test only. Pull this signal HIGH. Process Monitor Test Output Driver LSI Logic factory test only.
Input Input Input Input Output Input Input Output Input Input Output Input Input Input Output
TDI TDO TMS TCK_ICE RTCK_ICE TRST_ICE/ TDI_ICE TDO_ICE TMS_ICE IDDTN TN/ PROCMON
SCAN_ENABLE Test Input Pin LSI Logic factory test only. Pull this signal LOW. SCAN_MODE Test Input Pin LSI Logic factory test only. Pull this signal LOW.
Input Input
18 of 32
DB08-000240-04
LSISAS1068 8-Port, 3 Gbit/s Serial Attached SCSI Controller
December 2004 - Version 2.0 Copyright (c) 2004 by LSI Logic Corporation. All rights reserved.
ECC[5:2] SPARE[3:2] TDIODE_P TDIODE_N UART_RX UART_TX RESERVED
www..com
Test Pins LSI Logic factory test only. Test Mux Spare LSI Logic factory test only.
Input/Output Input/Output Input Output Input Output
Anode Connection of the Thermal Diode Cathode Connection of the Thermal Diode UART Receive UART Transmit
Reserved Input LSI Logic factory test only. These signals must be left unconnected.
Power Signals
This section describes the power and ground signals. REFPLL_VDD These signals provide 1.2 V power. REFPLL_VSS These signals provide ground. PLL_VDD These signals provide 1.2 V power. PLL_VSS These signals provide ground. VDD2 These signals provide 1.2 V core power. VDDIO33 These signals provide 3.3 V I/O power. VSS2 These signals provide ground. RX_VSS[7:0], RXB_VSS[7:0], TX_VSS[7:0], TXB_VSS[7:0] Ground These signals provide ground for the GigaBlaze core. Ground Power Power Ground Power Ground Power
LSISAS1068 8-Port, 3 Gbit/s Serial Attached SCSI Controller
DB08-000240-04 December 2004 - Version 2.0 Copyright (c) 2004 by LSI Logic Corporation. All rights reserved.
19 of 32
RX_VDD[7:0], RXB_VDD[7:0], TX_VDD[7:0], TXB_VDD[7:0] Power These signals provide 1.2 V power for the GigaBlaze core.
Pin Listing
Table 1 and Table 2 provide pin listings for the LSISAS1068. Figure 4 provide the BGA diagram.
www..com
20 of 32
DB08-000240-04
LSISAS1068 8-Port, 3 Gbit/s Serial Attached SCSI Controller
December 2004 - Version 2.0 Copyright (c) 2004 by LSI Logic Corporation. All rights reserved.
Table 1
Signal
ACK64/ ACTIVE_LED[0]/ ACTIVE_LED[1]/ ACTIVE_LED[2]/ ACTIVE_LED[3]/ ACTIVE_LED[4]/ ACTIVE_LED[5]/ ACTIVE_LED[6]/ ACTIVE_LED[7]/ AD[0] AD[1] AD[2] AD[3] AD[4] AD[5] AD[6] AD[7] AD[8] AD[9] AD[10] AD[11] www..com AD[12] AD[13] AD[14] AD[15] AD[16] AD[17] AD[18] AD[19] AD[20] AD[21] AD[22] AD[23] AD[24] AD[25] AD[26] AD[27] AD[28] AD[29] AD[30] AD[31] AD[32] AD[33] AD[34] AD[35] AD[36] AD[37] AD[38] AD[39] AD[40] AD[41] AD[42] AD[43] AD[44] AD[45] AD[46] AD[47] AD[48] AD[49] AD[50]
Listing by Signal Name1
Pin
AC16 H3 F1 H4 H6 J6 J4 J3 G1 AC14 AB16 AB14 AD14 AF14 AC15 AB13 AE13 AF12 AD13 AF9 AA12 AF10 AF11 AE10 AE8 AC8 AD8 AB7 AF4 AB6 AD5 AA4 AC7 AE4 AC5 AB5 AE2 AC3 AB4 V6 AC4 AB25 AC26 W22 Y23 W21 AC24 W23 Y22 AC25 AD25 AC23 AC22 Y20 AD22 AA20 AA23 AB21 AC21 AA22
Signal
AD[51] AD[52] AD[53] AD[54] AD[55] AD[56] AD[57] AD[58] AD[59] AD[60] AD[61] AD[62] AD[63] ADSC/ ADV/ ALT_INTA/ ALT_GNT/ BZR_SET BZVDD BWE[0]/ BWE[1]/ BWE[2]/ BWE[3]/ C_BE[0]/ C_BE[1]/ C_BE[2]/ C_BE[3]/ C_BE[4]/ C_BE[5]/ C_BE[6]/ C_BE[7]/ CLK CPCI64_EN/ CPCI_EN/ CPCI_LED/ CPCI_ENUM/ CPCI_SWITCH DEVSEL/ ECC2 ECC3 ECC4 ECC5 FAULT_LED[0]/ FAULT_LED[1]/ FAULT_LED[2]/ FAULT_LED[3]/ FAULT_LED[4]/ FAULT_LED[5]/ FAULT_LED[6]/ FAULT_LED[7]/ FLASH_CS/ FRAME/ FSELA GNT/ GPIO[0] GPIO[1] GPIO[2] GPIO[3] HB_LED/ IDSEL
Pin
AD24 AA19 AD23 AF23 AE24 AF22 AE23 AE22 AC20 AD19 AB18 AF20 AC18 R21 R23 U5 AA1 V21 AA26 P22 P25 L26 P26 AC12 AA11 AC9 AA6 AB15 AC17 AE17 AF19 Y6 U6 T6 N6 U4 U3 AF6 AC1 W4 AB1 V5 K3 K4 H1 H2 L4 J1 K1 K2 L23 AB9 E3 AC2 P5 P4 R1 P3 M5 AE3
Signal
IDDT INTA/ IRDY/ ISTWI_CLK ISTWI_DATA MAD[0] MAD[1] MAD[2] MAD[3] MAD[4] MAD[5] MAD[6] MAD[7] MAD[8] MAD[9] MAD[10] MAD[11] MAD[12] MAD[13] MAD[14] MAD[15] MAD[16] MAD[17] MAD[18] MAD[19] MAD[20] MAD[21] MAD[22] MAD[23] MAD[24] MAD[25] MAD[26] MAD[27] MAD[28] MAD[29] MAD[30] MAD[31] MCLK MODE[0] MODE[1] MODE[2] MODE[3] MODE[4] MODE[5] MOE0/ MOE1/ MADP[0] MADP[1] MADP[2] MADP[3] MWE0/ MWE1/ N/C N/C N/C N/C N/C N/C N/C N/C
Pin
V2 Y1 AF8 H23 D24 E26 F26 K22 D25 G23 J24 J23 E25 G26 K23 H24 D26 H25 J25 M21 K25 U25 T26 U26 R26 V26 T22 W25 V25 T23 V24 U24 U23 W26 T21 W24 V23 P23 E2 D1 G4 D2 F4 G6 M26 H26 J22 N24 P24 Y26 N26 K26 C2 C25 D3 D23 E1 E24 G5 H5
Signal
N/C N/C N/C N/C N/C N/C N/C N/C N/C N/C N/C N/C N/C N/C N/C N/C N/C N/C N/C N/C N/C N/C N/C N/C N/C N/C N/C N/C N/C N/C N/C N/C N/C N/C N/C N/C N/C N/C N/C N/C N/C N/C N/C N/C N/C N/C N/C N/C N/C N/C N/C N/C N/C N/C N/C N/C N/C
Pin
J2 J5 J21 J26 K5 K6 K21 L5 L6 L21 L22 M22 N1 N21 N25 P6 P21 R5 R22 T5 U21 U22 V22 W2 W6 Y5 Y7 Y21 AA7 AA8 AA9 AA13 AA14 AA15 AA17 AA18 AA21 AB3 AB8 AB10 AB11 AB12 AB17 AB19 AB23 AB26 AC13 AD4 AD9 AD18 AE9 AE14 AE18 AE25 AF15 AF17 AF18
1. Pad locations marked N/C are not internally connected to the LSISAS1068 silicon. Pad locations marked RESERVED are for LSI Logic factory test use only. Refer to the Signal Description section to determine how to terminate the RESERVED pads.
LSISAS1068 8-Port, 3 Gbit/s Serial Attached SCSI Controller
DB08-000240-04 December 2004 - Version 2.0 Copyright (c) 2004 by LSI Logic Corporation. All rights reserved.
21 of 32
Table 1
Signal
N/C NVSRAM_CS/ PAR PAR64 PBSRAM_CS/ PERR/ PLLVDD PLLVSS PROCMON REFCLK_B REFCLK_N REFCLK_P REFPLL_VDD REFPLL_VSS REQ/ REQ64/ RESERVED RESERVED RST/ RTCK_ICE RTRIM www..com RX0+ RX0- RX1+ RX1- RX2+ RX2- RX3+ RX3- RX4+ RX4- RX5+ RX5- RX6+ RX6- RX7+ RX7- RX_VDD0 RX_VDD1 RX_VDD2 RX_VDD3 RX_VDD4 RX_VDD5 RX_VDD6 RX_VDD7 RX_VSS0 RX_VSS1 RX_VSS2 RX_VSS3 RX_VSS4 RX_VSS5 RX_VSS6 RX_VSS7 RXB_VDD0 RXB_VDD1 RXB_VDD2 RXB_VDD3 RXB_VDD4
Listing by Signal Name (Cont.)1
Pin
AF21 K24 AC11 AE19 M23 AA10 AD3 AA5 U2 B13 D12 C13 B14 A13 Y4 AD17 V4 W3 W5 N3 C14 B24 B25 B20 B21 A19 A20 A17 B17 A10 A11 B8 A8 B6 B7 B3 C3 E21 D19 C18 D15 B10 D9 D7 E6 D22 F18 D17 F15 E12 C9 F9 E7 C23 C19 F17 E15 A12
Signal
RXB_VDD5 RXB_VDD6 RXB_VDD7 RXB_VSS0 RXB_VSS1 RXB_VSS2 RXB_VSS3 RXB_VSS4 RXB_VSS5 RXB_VSS6 RXB_VSS7 SCAN_ENABLE SCAN_MODE SERIAL_CLK SERIAL_DATA SERR/ SIO_CLK_A SIO_CLK_B SIO_DIN_A SIO_DIN_B SIO_DOUT_A SIO_DOUT_B SIO_END_A SIO_END_B SPARE2 SPARE3 STOP/ TCK TCK_ICE TDI TDI_ICE TDIODE_P TDIODE_VSS TDO TDO_ICE TMS TMS_ICE TN/ TRDY/ TRST/ TRST_ICE/ TST_RST/ TX0+ TX0- TX1+ TX1- TX2+ TX2- TX3+ TX3- TX4+ TX4- TX5+ TX5- TX6+ TX6- TX7+ TX7-
Pin
C10 E9 G8 F21 F19 E17 G16 F13 F11 G10 C7 E4 F5 F23 H21 AE5 F22 M4 G21 M1 G22 M6 C24 L1 G20 E22 AF7 T1 N5 R6 P2 N22 N23 R4 P1 V1 N2 T4 AC10 U1 N4 F6 B22 B23 A22 A21 B18 A18 A16 A15 A9 B9 A6 A5 B4 B5 A4 A3
Signal
TX_VDD0 TX_VDD1 TX_VDD2 TX_VDD3 TX_VDD4 TX_VDD5 TX_VDD6 TX_VDD7 TX_VSS0 TX_VSS1 TX_VSS2 TX_VSS3 TX_VSS4 TX_VSS5 TX_VSS6 TX_VSS7 TXB_VDD0 TXB_VDD1 TXB_VDD2 TXB_VDD3 TXB_VDD4 TXB_VDD5 TXB_VDD6 TXB_VDD7 TXB_VSS0 TXB_VSS1 TXB_VSS2 TXB_VSS3 TXB_VSS4 TXB_VSS5 TXB_VSS6 TXB_VSS7 UART_RX UART_TX VDD2 VDD2 VDD2 VDD2 VDD2 VDD2 VDD2 VDD2 VDD2 VDD2 VDD2 VDD2 VDD2 VDD2 VDD2 VDD2 VDD2 VDD2 VDD2 VDD2 VDD2 VDD2 VDD2 VDD2
Pin
A23 D18 C17 D14 D10 D8 C4 E5 E19 G18 D16 E14 E11 A7 F8 F7 F20 E18 F16 A14 F12 E10 C8 G7 E20 B19 E16 F14 D11 F10 E8 D4 E23 H22 K11 K13 K15 K17 L10 L12 L14 L16 M11 M13 M15 M17 N10 N12 N14 N16 P11 P13 P15 P17 R10 R12 R14 R16
Signal
VDD2 VDD2 VDD2 VDD2 VDD2 VDD2 VDD2 VDD2 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33
Pin
T11 T13 T15 T17 U10 U12 U14 U16 A24 B2 B11 B12 B15 B16 C1 C5 C6 C20 C21 C26 D13 F2 F25 G2 G9 G11 G12 G13 G14 G15 G17 G19 G25 H7 H20 J7 J20 K7 K20 L2 L7 L20 L25 M2 M7 M20 M25 N7 N20 P7 P20 R2 R7 R20 R25 T2 T7 T20
1. Pad locations marked N/C are not internally connected to the LSISAS1068 silicon. Pad locations marked RESERVED are for LSI Logic factory test use only. Refer to the Signal Description section to determine how to terminate the RESERVED pads.
22 of 32
DB08-000240-04
LSISAS1068 8-Port, 3 Gbit/s Serial Attached SCSI Controller
December 2004 - Version 2.0 Copyright (c) 2004 by LSI Logic Corporation. All rights reserved.
Table 1
Signal
VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 www..com VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33
Listing by Signal Name (Cont.)1
Pin
T25 U7 U20 V3 V7 V20 W7 W20 Y2 Y8 Y9 Y10 Y11 Y12 Y13 Y14 Y15 Y16 Y17 Y18 Y19 Y25 AA2 AA16 AA25 AB2 AB20 AB22 AB24 AC6 AC19 AD1 AD2 AD10 AD26 AE6 AE7 AE11 AE12 AE15 AE16 AE20
Signal
VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS
Pin
AE21 AF3 AF5 AF13 AF16 AF24 A2 A25 B1 B26 C11 C12 C15 C16 C22 D5 D6 D20 D21 E13 F3 F24 G3 G24 H8 H9 H10 H11 H12 H13 H14 H15 H16 H17 H18 H19 J8 J19 K8 K10 K12 K14
Signal
VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS
Pin
K16 K19 L3 L8 L11 L13 L15 L17 L19 L24 M3 M8 M10 M12 M14 M16 M19 M24 N8 N11 N13 N15 N17 N19 P8 P10 P12 P14 P16 P19 R3 R8 R11 R13 R15 R17 R19 R24 T3 T8 T10 T12
Signal
VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS ZCR_EN/
Pin
T14 T16 T19 T24 U8 U11 U13 U15 U17 U19 V8 V19 W8 W9 W10 W11 W12 W13 W14 W15 W16 W17 W18 W19 Y3 Y24 AA3 AA24 AD6 AD7 AD11 AD12 AD15 AD16 AD20 AD21 AE1 AE26 AF2 AF25 W1
1. Pad locations marked N/C are not internally connected to the LSISAS1068 silicon. Pad locations marked RESERVED are for LSI Logic factory test use only. Refer to the Signal Description section to determine how to terminate the RESERVED pads.
LSISAS1068 8-Port, 3 Gbit/s Serial Attached SCSI Controller
DB08-000240-04 December 2004 - Version 2.0 Copyright (c) 2004 by LSI Logic Corporation. All rights reserved.
23 of 32
Table 2
Signal
Listing by Pin Number1
Pin Signal
C12 C13 C14 C15 C16 C17 C18 C19 C20 C21 C22 C23 C24 C25 C26 D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 D11 D12 D13 D14 D15 D16 D17 D18 D19 D20 D21 D22 D23 D24 D25 D26 E1 E2 E3 E4 E5 E6 E7 E8 E9 E10 E11 E12 E13 E14 E15 E16 E17 E18 E19 E20
Pin
VSS REFCLK_P RTRIM VSS VSS TX_VDD2 RX_VDD2 RXB_VDD1 VDDIO33 VDDIO33 VSS RXB_VDD0 SIO_END_A N/C VDDIO33 MODE[1] MODE[3] N/C TXB_VSS7 VSS VSS RX_VDD6 TX_VDD5 RX_VDD5 TX_VDD4 TXB_VSS4 REFCLK_N VDDIO33 TX_VDD3 RX_VDD3 TX_VSS2 RX_VSS2 TX_VDD1 RX_VDD1 VSS VSS RX_VSS0 N/C ISTWI_DATA MAD[3] MAD[11] N/C MODE[0] FSELA SCAN_ENABLE TX_VDD7 RX_VDD7 RX_VSS7 TXB_VSS6 RXB_VDD6 TXB_VDD5 TX_VSS4 RX_VSS4 VSS TX_VSS3 RXB_VDD3 TXB_VSS2 RXB_VSS2 TXB_VDD1 TX_VSS0 TXB_VSS0
Signal
E21 E22 E23 E24 E25 E26 F1 F2 F3 F4 F5 F6 F7 F8 F9 F10 F11 F12 F13 F14 F15 F16 F17 F18 F19 F20 F21 F22 F23 F24 F25 F26 G1 G2 G3 G4 G5 G6 G7 G8 G9 G10 G11 G12 G13 G14 G15 G16 G17 G18 G19 G20 G21 G22 G23 G24 G25 G26 H1 H2 H3
Pin
RX_VDD0 SPARE3 UART_RX N/C MAD[7] MAD[0] ACTIVE_LED[1]/ VDDIO33 VSS MODE[4] SCAN_MODE TST_RST/ TX_VSS7 TX_VSS6 RX_VSS6 TXB_VSS5 RXB_VSS5 TXB_VDD4 RXB_VSS4 TXB_VSS3 RX_VSS3 TXB_VDD2 RXB_VDD2 RX_VSS1 RXB_VSS1 TXB_VDD0 RXB_VSS0 SIO_CLK_A SERIAL_CLK VSS VDDIO33 MAD[1] ACTIVE_LED[7]/ VDDIO33 VSS MODE[2] N/C MODE[5] TXB_VDD7 RXB_VDD7 VDDIO33 RXB_VSS6 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 RXB_VSS3 VDDIO33 TX_VSS1 VDDIO33 SPARE2 SIO_DIN_A SIO_DOUT_A MAD[4] VSS VDDIO33 MAD[8] FAULT_LED[2]/ FAULT_LED[3]/ ACTIVE_LED[0]/
Signal
H4 H5 H6 H7 H8 H9 H10 H11 H12 H13 H14 H15 H16 H17 H18 H19 H20 H21 H22 H23 H24 H25 H26 J1 J2 J3 J4 J5 J6 J7 J8 J19 J20 J21 J22 J23 J24 J25 J26 K1 K2 K3 K4 K5 K6 K7 K8 K10 K11 K12 K13 K14 K15 K16 K17 K19 K20 K21 K22 K23 K24
Pin
ACTIVE_LED[2]/ N/C ACTIVE_LED[3]/ VDDIO33 VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VDDIO33 SERIAL_DATA UART_TX ISTWI_CLK MAD[10] MAD[12] MOE1/ FAULT_LED[5]/ N/C ACTIVE_LED[6]/ ACTIVE_LED[5]/ N/C ACTIVE_LED[4]/ VDDIO33 VSS VSS VDDIO33 N/C MADP[0] MAD[6] MAD[5] MAD[13] N/C FAULT_LED[6]/ FAULT_LED[7]/ FAULT_LED[0]/ FAULT_LED[1]/ N/C N/C VDDIO33 VSS VSS VDD2 VSS VDD2 VSS VDD2 VSS VDD2 VSS VDDIO33 N/C MAD[2] MAD[9] NVSRAM_CS/
A2 VSS A3 TX7- A4 TX7+ A5 TX5- A6 TX5+ A7 TX_VSS5 A8 RX5- A9 TX4+ A10 RX4+ A11 RX4- A12 RXB_VDD4 A13 REFPLL_VSS A14 TXB_VDD3 A15 TX3- A16 TX3+ A17 RX3+ A18 TX2- A19 RX2+ A20 RX2- A21 TX1- A22 TX1+ www..com A23 TX_VDD0 A24 VDDIO33 A25 VSS B1 VSS B2 VDDIO33 B3 RX7+ B4 TX6+ B5 TX6- B6 RX6+ B7 RX6- B8 RX5+ B9 TX4- B10 RX_VDD4 B11 VDDIO33 B12 VDDIO33 B13 REFCLK_B B14 REFPLL_VDD B15 VDDIO33 B16 VDDIO33 B17 RX3- B18 TX2+ B19 TXB_VSS1 B20 RX1+ B21 RX1- B22 TX0+ B23 TX0- B24 RX0+ B25 RX0- B26 VSS C1 VDDIO33 C2 N/C C3 RX7- C4 TXVDD6 C5 VDDIO33 C6 VDDIO33 C7 RXB_VSS7 C8 TXB_VDD6 C9 RX_VSS5 C10 RXB_VDD5 C11 VSS
1. Pad locations marked N/C are not internally connected to the LSISAS1068 silicon. Pad locations marked RESERVED are for LSI Logic factory test use only. Refer to the Signal Description section to determine how to terminate the RESERVED pads.
24 of 32
DB08-000240-04
LSISAS1068 8-Port, 3 Gbit/s Serial Attached SCSI Controller
December 2004 - Version 2.0 Copyright (c) 2004 by LSI Logic Corporation. All rights reserved.
Table 2
Signal
Listing by Pin Number (Cont.)1
Pin Signal
N8 N10 N11 N12 N13 N14 N15 N16 N17 N19 N20 N21 N22 N23 N24 N25 N26 P1 P2 P3 P4 P5 P6 P7 P8 P10 P11 P12 P13 P14 P15 P16 P17 P19 P20 P21 P22 P23 P24 P25 P26 R1 R2 R3 R4 R5 R6 R7 R8 R10 R11 R12 R13 R14 R15 R16 R17
Pin
VSS VDD2 VSS VDD2 VSS VDD2 VSS VDD2 VSS VSS VDDIO33 N/C TDIODE_P TDIODE_VSS MADP[1] N/C MWE0/ TDO_ICE TDI_ICE GPIO[3] GPIO[1] GPIO[0] N/C VDDIO33 VSS VSS VDD2 VSS VDD2 VSS VDD2 VSS VDD2 VSS VDDIO33 N/C BWE[0]/ MCLK MADP[2] BWE[1]/ BWE[3]/ GPIO[2] VDDIO33 VSS TDO N/C TDI VDDIO33 VSS VDD2 VSS VDD2 VSS VDD2 VSS VDD2 VSS
Signal
R19 R20 R21 R22 R23 R24 R25 R26 T1 T2 T3 T4 T5 T6 T7 T8 T10 T11 T12 T13 T14 T15 T16 T17 T19 T20 T21 T22 T23 T24 T25 T26 U1 U2 U3 U4 U5 U6 U7 U8 U10 U11 U12 U13 U14 U15 U16 U17 U19 U20 U21 U22 U23 U24 U25 U26 V1
Pin
VSS VDDIO33 ADSC/ N/C ADV/ VSS VDDIO33 MAD[19] TCK VDDIO33 VSS TN/ N/C CPCI_EN/ VDDIO33 VSS VSS VDD2 VSS VDD2 VSS VDD2 VSS VDD2 VSS VDDIO33 MAD[29] MAD[21] MAD[24] VSS VDDIO33 MAD[17] TRST/ PROCMON CPCI_SWITCH CPCI_ENUM/ ALT_INTA/ CPCI64_EN/ VDDIO33 VSS VDD2 VSS VDD2 VSS VDD2 VSS VDD2 VSS VSS VDDIO33 N/C N/C MAD[27] MAD[26] MAD[16] MAD[18] TMS
Signal
V2 V3 V4 V5 V6 V7 V8 V19 V20 V21 V22 V23 V24 V25 V26 W1 W2 W3 W4 W5 W6 W7 W8 W9 W10 W11 W12 W13 W14 W15 W16 W17 W18 W19 W20 W21 W22 W23 W24 W25 W26 Y1 Y2 Y3 Y4 Y5 Y6 Y7 Y8 Y9 Y10 Y11 Y12 Y13 Y14 Y15
Pin
IDDT VDDIO33 RESERVED ECC5 AD[30] VDDIO33 VSS VSS VDDIO33 BZR_SET N/C MAD[31] MAD[25] MAD[23] MAD[20] ZCR_EN/ N/C RESERVED ECC3 RST/ N/C VDDIO33 VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VDDIO33 AD[36] AD[34] AD[38] MAD[30] MAD[22] MAD[28] INTA/ VDDIO33 VSS REQ/ N/C CLK N/C VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33 VDDIO33
K25 MAD[15] K26 MWE1/ L1 SIO_END_B L2 VDDIO33 L3 VSS L4 FAULT_LED[4]/ L5 N/C L6 N/C L7 VDDIO33 L8 VSS L10 VDD2 L11 VSS L12 VDD2 L13 VSS L14 VDD2 L15 VSS L16 VDD2 L17 VSS L19 VSS L20 VDDIO33 L21 N/C www..com L22 N/C L23 FLASH_CS/ L24 VSS L25 VDDIO33 L26 BWE[2]/ M1 SIO_DIN_B M2 VDDIO33 M3 VSS M4 SIO_CLK_B M5 HB_LED/ M6 SIO_DOUT_B M7 VDDIO33 M8 VSS M10 VSS M11 VDD2 M12 VSS M13 VDD2 M14 VSS M15 VDD2 M16 VSS M17 VDD2 M19 VSS M20 VDDIO33 M21 MAD[14] M22 N/C M23 PBSRAM_CS/ M24 VSS M25 VDDIO33 M26 MOE0/ N1 N/C N2 TMS_ICE N3 RTCK_ICE N4 TRST_ICE/ N5 TCK_ICE N6 CPCI_LED/ N7 VDDIO33
1. Pad locations marked N/C are not internally connected to the LSISAS1068 silicon. Pad locations marked RESERVED are for LSI Logic factory test use only. Refer to the Signal Description section to determine how to terminate the RESERVED pads.
LSISAS1068 8-Port, 3 Gbit/s Serial Attached SCSI Controller
DB08-000240-04 December 2004 - Version 2.0 Copyright (c) 2004 by LSI Logic Corporation. All rights reserved.
25 of 32
Table 2
Signal
Y16 Y17 Y18 Y19 Y20 Y21 Y22 Y23 Y24 Y25 Y26 AA1 AA2 AA3 AA4 AA5 AA6 AA7 AA8 AA9 AA10 www..com AA11 AA12 AA13 AA14 AA15 AA16 AA17 AA18 AA19 AA20 AA21 AA22 AA23 AA24 AA25 AA26 AB1 AB2 AB3 AB4 AB5
Listing by Pin Number (Cont.)1
Pin
VDDIO33 VDDIO33 VDDIO33 VDDIO33 AD[44] N/C AD[39] AD[35] VSS VDDIO33 MADP[3] ALT_GNT/ VDDIO33 VSS AD[22] PLLVSS C_BE[3]/ N/C N/C N/C PERR/ C_BE[1]/ AD[11] N/C N/C N/C VDDIO33 N/C N/C AD[52] AD[46] N/C AD[50] AD[47] VSS VDDIO33 BZVDD ECC4 VDDIO33 N/C AD[29] AD[26]
Signal
AB6 AB7 AB8 AB9 AB10 AB11 AB12 AB13 AB14 AB15 AB16 AB17 AB18 AB19 AB20 AB21 AB22 AB23 AB24 AB25 AB26 AC1 AC2 AC3 AC4 AC5 AC6 AC7 AC8 AC9 AC10 AC11 AC12 AC13 AC14 AC15 AC16 AC17 AC18 AC19 AC20 AC21
Pin
AD[20] AD[18] N/C FRAME/ N/C N/C N/C AD[6] AD[2] C_BE[4]/ AD[1] N/C AD[61] N/C VDDIO33 AD[48] VDDIO33 N/C VDDIO33 AD[32] N/C ECC2 GNT/ AD[28] AD[31] AD[25] VDDIO33 AD[23] AD[16] C_BE[2]/ TRDY/ PAR C_BE[0]/ N/C AD[0] AD[5] ACK64/ C_BE[5]/ AD[63] VDDIO33 AD[59] AD[49]
Signal
AC22 AC23 AC24 AC25 AC26 AD1 AD2 AD3 AD4 AD5 AD6 AD7 AD8 AD9 AD10 AD11 AD12 AD13 AD14 AD15 AD16 AD17 AD18 AD19 AD20 AD21 AD22 AD23 AD24 AD25 AD26 AE1 AE2 AE3 AE4 AE5 AE6 AE7 AE8 AE9 AE10 AE11
Pin
AD[43] AD[42] AD[37] AD[40] AD[33] VDDIO33 VDDIO33 PLLVDD N/C AD[21] VSS VSS AD[17] N/C VDDIO33 VSS VSS AD[9] AD[3] VSS VSS REQ64/ N/C AD[60] VSS VSS AD[45] AD[53] AD[51] AD[41] VDDIO33 VSS AD[27] IDSEL AD[24] SERR/ VDDIO33 VDDIO33 AD[15] N/C AD[14] VDDIO33
Signal
AE12 AE13 AE14 AE15 AE16 AE17 AE18 AE19 AE20 AE21 AE22 AE23 AE24 AE25 AE26 AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9 AF10 AF11 AF12 AF13 AF14 AF15 AF16 AF17 AF18 AF19 AF20 AF21 AF22 AF23 AF24 AF25
Pin
VDDIO33 AD[7] N/C VDDIO33 VDDIO33 C_BE[6]/ N/C PAR64 VDDIO33 VDDIO33 AD[58] AD[57] AD[55] N/C VSS VSS VDDIO33 AD[19] VDDIO33 DEVSEL/ STOP/ IRDY/ AD[10] AD[12] AD[13] AD[8] VDDIO33 AD[4] N/C VDDIO33 N/C N/C C_BE[7]/ AD[62] N/C AD[56] AD[54] VDDIO33 VSS
1. Pad locations marked N/C are not internally connected to the LSISAS1068 silicon. Pad locations marked RESERVED are for LSI Logic factory test use only. Refer to the Signal Description section to determine how to terminate the RESERVED pads.
26 of 32
DB08-000240-04
LSISAS1068 8-Port, 3 Gbit/s Serial Attached SCSI Controller
December 2004 - Version 2.0 Copyright (c) 2004 by LSI Logic Corporation. All rights reserved.
Figure 4
LSISAS1068 636 EPBGA-T Diagram (Top View)
www..com
Package Drawings
The LSISAS1068 uses a 636 EPBGA-T package. The package code is 5Y. Figure 5 provides the package drawing.
LSISAS1068 8-Port, 3 Gbit/s Serial Attached SCSI Controller
DB08-000240-04 December 2004 - Version 2.0 Copyright (c) 2004 by LSI Logic Corporation. All rights reserved.
27 of 32
Figure 5
JZ02-000015-00 (5Y) Mechanical Drawing (Sheet 1 of 3)
www..com
Important:
For board layout and manufacturing, obtain the most recent engineering drawings from your LSI Logic marketing representative by requesting the outline drawing for package code 5Y.
28 of 32
DB08-000240-04
LSISAS1068 8-Port, 3 Gbit/s Serial Attached SCSI Controller
December 2004 - Version 2.0 Copyright (c) 2004 by LSI Logic Corporation. All rights reserved.
Figure 5
JZ02-000015-00 (5Y) Mechanical Drawing; Bottom View (Sheet 2 of 3)
www..com
Important:
For board layout and manufacturing, obtain the most recent engineering drawings from your LSI Logic marketing representative by requesting the outline drawing for package code 5Y.
LSISAS1068 8-Port, 3 Gbit/s Serial Attached SCSI Controller
DB08-000240-04 December 2004 - Version 2.0 Copyright (c) 2004 by LSI Logic Corporation. All rights reserved.
29 of 32
Figure 5
JZ02-000015-00 (5Y) Mechanical Drawing; Bottom View (Sheet 3 of 3)
www..com
Important:
For board layout and manufacturing, obtain the most recent engineering drawings from your LSI Logic marketing representative by requesting the outline drawing for package code 5Y.
30 of 32
DB08-000240-04
LSISAS1068 8-Port, 3 Gbit/s Serial Attached SCSI Controller
December 2004 - Version 2.0 Copyright (c) 2004 by LSI Logic Corporation. All rights reserved.
Notes
www..com
LSISAS1068 8-Port, 3 Gbit/s Serial Attached SCSI Controller
DB08-000240-04 December 2004 - Version 2.0 Copyright (c) 2004 by LSI Logic Corporation. All rights reserved.
31 of 32
Notes
www..com
Headquarters
LSI Logic Corporation North American Headquarters Milpitas CA Tel: 408.433.8000 LSI Logic Europe Ltd European Headquarters Bracknell England Tel: 44.1344.413200 Fax: 44.1344.413254 LSI Logic K.K. Headquarters Tokyo Japan Tel: 81.3.5463.7821 Fax: 81.3.5463.7820
To receive product literature, visit us at http://www.lsilogic.com. For a current list of our distributors, sales offices, and design resource centers, view our web page located at http://www.lsilogic.com/contacts/index.html.
ISO 9000 Certified
LSI Logic, the LSI Logic logo design, Fusion-MPT, Gflx, GigaBlaze, Integrated Mirroring, and Integrated Striping are trademarks or registered trademarks of LSI Logic Corporation. ARM is a registered trademark of ARM Ltd., used under license. All other brand and product names may be trademarks of their respective companies. Purchase of I2C components of LSI Logic Corporation, or one of its sublicensed Associated Companies, conveys a license under the Philips I2C Patent Rights to use these components in an I2C system, provided that the system conforms to the I2C standard Specification as defined by Philips.
AP/DB Printed in USA Doc. No. DB08-000240-04
LSI Logic Corporation reserves the right to make changes to any products and services herein at any time without notice. LSI Logic does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing by LSI Logic; nor does the purchase, lease, or use of a product or service from LSI Logic convey a license under any patent rights, copyrights, trademark rights, or any other of the intellectual property rights of LSI Logic or of third parties.

▲Up To Search▲

Price & Availability of LSISAS1068

	To Download LSISAS1068 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .